module testbench (InA, err, Out);
	input InA, err;
	output Out;
	wire clk, rst;

	clkrst inst1(clk,rst,err);
	seqdec_22 inst2(InA,clk,rst, Out);

endmodule

